A 35.6dB, 43.3% PAE Class E differential Power Amplifier in 2.4GHz with Cross Coupling Neutralization for IoT Applications

A. R. Ghorbani
Dept. of E.E., Shahed University, Tehran, Iran
ar.ghorbani@shahed.ac.ir

M. B. Ghaznavi-Ghoushchi
Dept. of E.E., Shahed University, Tehran, Iran
ghaznavi@shahed.ac.ir

Abstract—In this paper a novel class E power amplifier with high efficiency and low power consumption for internet of things (IOT) application is presented. It is shown that employing cross coupling neutralization and fully differential topology in class E power amplifier lead to high power efficiency, high power gain and better reverse isolation. The proposed class E amplifier can achieve 28.5 dBm output power to a 50Ω load at 2.4 GHz with 43.6% power added efficiency and 35.6 dB power gain. These results are verified by the circuit level simulations of the proposed PA that performed by 0.18μm standard CMOS technology.

Keywords-PA; Internet of things; Efficiency; neutralization; cross coupled; Fully differential; class E.

I. INTRODUCTION

IoT is one of the important practical issues in academic research that is consisted of several different components. Transceiver is a major component in IoT devices which contains a number of blocks, including LNA, ADC, mixer, Power amplifier and etc. A lot of research about the internet of things devices (IOTD) has been concentrated on IOT RF transceiver design. The power amplifier (PA) is one of the most critical building blocks of the transceiver. PA consume most power in the transceiver component. Therefore, the high efficiency PA could warrant a long working time of the portable device in IOTD. The amplifiers can be classified into two main groups: linear amplifier which consist of class A to C and switch type amplifier which comprised class D and E. Class F PA fall between linear and switch amplifier. The first group of amplifier consist of conventional class A,B, AB and C operation mode, which the transistor is working as current source [1]. The linearity of these PA’s is good, but they have poor efficiency. On the other hand linearity of switching type PA is poor, but efficiency is high compare to first group PA. Firstly, Sokal in 1975 was introduced a class E power amplifier [2]. By attention to high frequency operation of class E PA and their simplicity structure, these classes of PA’s are suitable choice for employing in high frequency transmitter [3-13]. Recently, high frequency and high efficiency power amplifier are proposed. Some techniques such as mode blocking has been introduced to achieve high frequency PA [14]. But, frequency bandwidth is limited is limited by locking range of mode lock-base power amplifier.

A lot of circuit structure and design technique have been presented for class E PA. In the conventional structure an RF choke is used between the supply voltage and switch transistor. This is recognized as an infinite DC feed or shunt capacitor architecture. These circuits is not proper for integration design because the available chokes don’t have a high quality factor inductor. So, power consumption of this architecture is too high [15]. In the modified structure a small inductance inductor is used and eliminate choke without any shunt capacitance. This structure couldn’t reach desirable result, because of capacitance of drain node [15]. Another structure takes the advantage of two former architectures. In this architecture a small shunt inductor and a shunt capacitor are employed in drain mode [16-18]. Parallel circuit [17] and even harmonic are two design techniques of these architectures which is called second order finite DC feed by some reference [19]. This paper presents a fully differential class E PA. The complimentary CMOS cross couple pair configuration is used to accomplish the LC tank oscillator to have lower THD [14]. By using this technique high operating frequency of PA is achievable while PAE and PA pout are high too. On the other hand a capacitor cross coupling neutralization is applied to enhance power gain and stability. As seen in pervious papers each design could better one of the character of PA but in this work by using combination of these techniques high gain, high PAE, high pout and low power consumption are provided concurrently. Only area of our design may be negative point because of capacitor using.

The rest of this paper is organized as follows. Section II describe a concise review of the class E power amplifier. This section is continued by a detail illustration of our proposed PA circuit. Simulation results are demonstrated in section III and concluding remark are derived in section IV.

II. CIRCUIT DESCRIPTION

A. Basic theory of class E power amplifier

A typical configuration of class E PA is shown in Fig. 1. The idea behind class E PAs is to soften the hard switching requirements imposed on the transistors or in other word class E PA utilize the harmonic content in order to sharp the voltage and current waveforms and this technique is lead to obtain high efficiency and decrease power consumption, consequently.
Because of this a parallel LC tank tuned to the third harmonic is added to this structure to get third harmonic component and add them to the fundamental signal of PA. Several issues have to be realized for power amplifier to be classified as class E.

Fig. 1. A typical configuration of class E power amplifier

First, if transistor switch turn off, the voltage through the switch should remain low and when the switch turn on, voltage should be zero. Finally the first derived of drain voltage with respect to time is zero \( \frac{dV}{dt} \), when switch is on and this equation conforms that voltage current product is minimized and by attention to mention point the switch dissipate no power ideally and the DC supply voltage is delivered to RF output. This concept is called “soft switching”.

Class E PA achieves 100% efficiency theoretically in the expose of poor linearity performance. Transistor of class E PA has operated in triode region when switch is on. Therefore, power loss in this structure is inevitable.

L1 AND C1 are tuned to resonate at the fundamental frequency while L2 and C2 are tuned to present non zero load impedance at third harmonic frequency to make up the second terms in the Fourier series expansion of the square wave.

\[
L_s = \frac{\pi v_{dd}^2}{2 \omega P_{out}} (\pi^2 - 4) \\
C_1 = \frac{P_{out}}{\pi v_{dd}^2} \\
R_{load} = \frac{0.577 v_{dd}^2}{P_{out}} \\
L_m = \frac{R_{opt} (R_t - R_{opt})}{\omega} \\
C_m = \frac{R_{opt}}{R_t \omega} \\
R_{opt} = \frac{8v_{dd}^2}{P_{out} (\pi^2 + 4)}
\]  

Since many reference [5, 6, 11, 20] has completely analysis of class E power amplifier further analysis could be find in those research study.

Numerous advantages were introduced for differential topology. First of all, a common mode noise is minimized which reduce the disturbance of substrate coupling to another circuit. Because of twice current discharging in each cycle, interference to the desired signal is decreased. The breakdown voltage of the CMOS process is too low and by process scaling it would be even worse. But, the most advantage of differential structure is gain boosting, relaxes the stringent requirement on device breaking voltage. Another benefit of this configuration is double output power compared to single ended counterpart. In addition, the size of a transistor can be small because the current flow through the transistor is decreasing for the same supply voltage and the same output power. All of these reasons lead us to use differential structure for PA design.

By using cross coupling capacitor the effective transconductance of transistor increase and on the other hand power dissipation decrease, simultaneously [21]. In addition, it was shown that this structure utilizing lead to increase gain and improve reverse isolation [22]. The power amplifier transistors should have large size, so that the gate drain capacitance is extremely large, these capacitances are hundred femto Farad. These extra capacitance reduce the gain and deteriorate stability.

A lot of watt level power amplifier was reported with higher than 40% power added efficiency (PAE) which was used different CMOS technology such as 0.8um and 0.35um [23, 24]. In [23] robustness against voltage stress was obtained but power dissipation is large. Combining positive feedback with the class E PA configuration and injection lock oscillator is utilized to locked oscillation frequency with input signal [24]. This structure has more sensitivity to limit the voltage stress on the transistor. Therefore, delivering RF power for deep submicron CMOS power amplifier is still a challenge. Some references [24-26] use some millimeter wide transistor in order to drive sufficient current for watt-level output power.

III. PROPOSED FULLY DIFFERENTIAL WITH CAPACITIVE CROSS COUPLING NEUTRALIZATION

Although differential configuration could reduce the transistor size, but it is not sufficient. Hence, an injection locked LC tank oscillator composing of complementary cross coupled pair (M1-M4) that shown in Fig. 2 is employed to decrease the transistor size more than conventional configuration. The negative resistance which is produced by complimentary CMOS cross coupled could compensate the inductor loss [14].
The half-circuit equivalent circuit modeled of LC tank oscillator [27] connected to the output of the PA is shown in Fig. 3.

\[
\frac{1}{R_{\text{active}}} = \frac{1}{R_{m1,2}} + \frac{1}{R_{m3,4}}
\]

\[
\frac{1}{R_T} = \frac{1}{R_{m1,2}} + \frac{1}{R_{m3,4}} + \frac{1}{R_{m5,6}} + \frac{1}{R_p} + \frac{R_s}{(L\omega)^2}
\]

\[
C_T = C_{\text{NMOS}} + C_{\text{PMOS}} + C_p + C_s
\]

\[
C_{\text{NMOS}} = C_{gd,2} + C_{dt,6} + C_{dh,2} + 2(C_{gd,5,6} + C_{gd,2})
\]

\[
C_{\text{PMOS}} = C_{gd,3,4} + C_{db,3,4} + 2C_{gd,3,4}
\]

Cs, Cp and Rs, Rp in 7-11 equations are parasitic elements of the symmetric spiral inductor model [28] of Ld1, 2 shown in Fig. 4.

Current consumption of power transistor reduces outstandingly, because the output operates at the same frequency of input signal frequency by tuning LC tank parameters. Furthermore, the negative conductance of complimentary CMOS cross coupled pair could help to eliminate the power consumption of the inductor Ld1,2[14]. Stability of this technique is verified by [29].

During high frequency operation, low reverse isolation is one of the most important issues. Parasitic gate to drain capacitance is enormously large due to the large size of PA transistor. The capacitance has an effect on the reverse isolation, power gain and stability. Fig. 5 (a) shows a simplified circuit to clarify the capacitance cross coupling neutralization [29]. It is shown that cross coupled (Cx) that settle between the drain and gate of transistor is equivalent to (-Cx). So, parasitic capacitance is neutralized and the reverse isolation is improved.
Equation (13) is shown that the effective gate drain transistor could be decreased by using cross coupled capacitor. However, the maximum available gain of PA could be achieve as:

$$ G_{MAX} = \left| \frac{Y_{21}}{Y_{12}} \right| = \frac{\sqrt{\omega^2 (C_{GD} - C_{1,2})^2 + g_m^2}}{\omega |C_{GD} - C_{1,2}|} $$

(16)

This equation conform that cross coupling capacitor could increase the gain.

Now by inspired of the power amplifier introduced in [14, 22], we present a novel class E power amplifier that improve PAE, linearity, Pout and power dissipation in 2.4 GHz in expense of increase area. Proposed PA is shown in Fig. 6.

IV. SIMULATION RESULT

The simulation of the proposed PA is performed by 0.18μm CMOS technology of TSMC. The values of used supply voltages and bias currents as well as the aspect ratios of the utilized transistors are optimized for best values of the aimed parameters including the sufficient robustness.

The simulated Pout and PAE versus PIN and frequency are plotted in Fig. 7 and Fig. 8, respectively. This simulation result verified that this structure could achieve 43.6% PAE peak in 2.4GHz and near 1 watt pout. All of this outstanding result are obtained 220mw power consumed.

Finally, to compare the performance of this study against state-of-the-art CMOS PAs, we used the figure of merit (FOM) introduced by the International Technology Roadmap for Semiconductor (ITRS), which normalizes major performances such as output power (Pout), PAE, power gain (G), and the square of operating frequency

$$ FOM_{PA} = \frac{P_{out,PAE,G,f^2}}{P_{out,PAE,G,f^2}} $$

(17)
Fig. 8. Simulated output power (dBm), and PAE versus operating frequency.

![Graph showing output power and PAE vs frequency]

That is the best achievement of this work compared to its advanced matches as is shown in table 1.

V. CONCLUSION

In this paper, we presented a differential class-E PA, including capacitive cross-coupling neutralization technique for surplus capacitance on the drain of a class-E amplifier in order to achieve high efficiency. In this technique a differential structure is used to enhance the gain of PA and cross coupling is applied to improve frequency response of PA. This amplifier delivers 28.5-dBm output power with 45% DE and 44% PAE at 2.4 GHz using the 0.18 μm standard CMOS process. In addition, this work is compared with several other similar papers and shown that it has better performance.

![Graph showing output power vs frequency]

That is the best achievement of this work compared to its advanced matches as is shown in table 1.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>[2]</td>
<td>0.18</td>
<td>2.4</td>
<td>1.8</td>
<td>21.5</td>
<td>57</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td>[8]</td>
<td>0.045</td>
<td>2.9</td>
<td>1.2</td>
<td>24.5</td>
<td>29</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td>[14]</td>
<td>0.18</td>
<td>5.7</td>
<td>18</td>
<td>25</td>
<td>42.6</td>
<td>--</td>
<td>24</td>
</tr>
<tr>
<td>[23]</td>
<td>0.8</td>
<td>0.824</td>
<td>2.5</td>
<td>32</td>
<td>42</td>
<td>--</td>
<td>24</td>
</tr>
<tr>
<td>[24]</td>
<td>0.35</td>
<td>1.9</td>
<td>2</td>
<td>30</td>
<td>48</td>
<td>--</td>
<td>40</td>
</tr>
<tr>
<td>[26]</td>
<td>0.13</td>
<td>1.7</td>
<td>2.8</td>
<td>23</td>
<td>67</td>
<td>--</td>
<td>29</td>
</tr>
<tr>
<td>[30]</td>
<td>0.35</td>
<td>0.7</td>
<td>2.2</td>
<td>29.5</td>
<td>62</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td>[31]</td>
<td>0.25</td>
<td>0.9</td>
<td>1.8</td>
<td>29.5</td>
<td>41</td>
<td>--</td>
<td>38</td>
</tr>
<tr>
<td>[32]</td>
<td>0.13</td>
<td>1.8</td>
<td>3.5</td>
<td>31.5</td>
<td>51</td>
<td>--</td>
<td>50</td>
</tr>
<tr>
<td>[33]</td>
<td>0.13</td>
<td>2.4</td>
<td>2.5</td>
<td>31</td>
<td>58</td>
<td>--</td>
<td>45</td>
</tr>
<tr>
<td>This work</td>
<td>0.18</td>
<td>2.4</td>
<td>1.8</td>
<td>28</td>
<td>43</td>
<td>228</td>
<td>73</td>
</tr>
</tbody>
</table>

Fig. 9, 10 shows the output power of proposed PA versus PIN and frequency, respectively.
REFERENCES


