Shahed University

LDPC decoder implementation using FPGA

Mahdie Kiaee | Hossein Gharaee | Naser Mohammadzadeh

URL :   http://research.shahed.ac.ir/WSR/WebPages/Report/PaperView.aspx?PaperID=42597
Date :  2016/09/27
Publish in :    International symposium on telecommunications
DOI :  https://doi.org/10.1109/istel.2016.7881803
Link :  https://ist2016.itrc.ac.ir/?q=node/660
Keywords :LDPC, Decoder, FPGA

Abstract :


https://ist2016.itrc.ac.ir/?q=node/660

Files in this item :
Download Name : 42597_4732782282.pdf
Size : 280Kb
Format : PDF